Why this role exists
HrdWyr raised a round Unknown on 16 May 2026. This role went up 82 days later.
Responsible for chip level STA convergence from early stages to signoff, including timing constraints, multimode-multi corner analysis, and ECO generation.